

International Journal of Advance VLSI Design

Volume 4 • Number 1 • January-June 2014



CONTENTS

1. Development of Antenna Head Interface Unit Using FPGA.....	1-9
<i>Tholada Appa Rao, Kodavai Babu Rao, M. Maria Das and M. Kama Raju</i>	
2. Analysis of AlGaN/GaN based HEMT Device for MMIC Design	11-18
<i>Balwant Raj and Sukhleen Bindra Narang</i>	
3. Low Power On-Chip Amplifier for CCD Array	19-22
<i>Er. Rahul Malhotra and Er. Amit Kumar</i>	
4. Noise Elimination Using a Bit CAMS	23-27
<i>Sundar Srinivas Kuchibhotla & Noga Lakshmi Kalyani Moyva</i>	
5. Design of a Low Power Low Voltage Full Adder	29-32
<i>Swapnidip De, Angsuman Sarkar & C.K. Sarkar</i>	
6. High Performance Pipelined Signed 64x64-bit Multiplier using Radix-32	33-37
<i>Sangeeta Nakhate & Manish Bansal</i>	
7. FPGA Based Implementation of 16-bit Multiplier-Accumulator Using Radix2 Modified..... Booth Algorithm and SPST adcer using Verilog	39-46
<i>Addanki Purna Ramesh & P. Koteswara Rao</i>	
8. Exploration and Design of SAR Logic for Low Power High Speed SAR ADC	47-54
<i>A.R. Kasetwar & V.G. Nasre</i>	
9. Analysis of AlGaN/GaN based HEMT Device for MMIC Design	55-63
<i>Balwant Raj & Sukhleen Bindra Narang</i>	
10. FPGA Implementation an Algorithm to Estimate the Proximity of a Moving Target	65-72
<i>Ramya Prasanthi Kota, Nagaraja Kumar Pateti & Sneha Ghanate</i>	
11. An Algorithm to Identify a BPSK (Barker) signal & Its Implementation on FPGA	73-78
<i>Nagaraja Kumar Pateti, & Bhavya Paladugu</i>	
12. FPGA based Modified Level Crossing Flash Analog-to-Digital Converter.....	79-83
<i>Uchagaonkar Pooja A, Bekanalkar Priyanka A, S.A. Shinde, & R.K. Kamat</i>	
13. A Low to High Voltage Tolerant Level Shifter for Power Minimization	85-89
<i>Harpreet Kaur & Arvind Rajput</i>	