

# International Journal of Advance VLSI Design

Volume 4 • Number 1 • January-June 2014

## CONTENTS

1. Development of Antenna Head Interface Unit Using FPGA ..... 1-9  
*Tholada Appa Rao, Kodavati Babu Rao, M. Maria Das and M. Kama Raja*
2. Analysis of AlGaIn/GaN based HEMT Device for MMIC Design ..... 11-18  
*Balwant Raj and Sukhleen Bindra Narang*
3. Low Power On-Chip Amplifier for CCD Array ..... 19-22  
*Er. Rahul Malhotra and Er. Amit Kumar*
4. Noise Elimination Using a Bit CAMS ..... 23-27  
*Sundar Sriivas Kuchibhotla & Naga Lakshmi Kalyani Movva*
5. Design of a Low Power Low Voltage Full Adder ..... 29-32  
*Swapnadip De, Angsuman Sarkar & C.K. Sarkar*
6. High Performance Pipelined Signed 64x64-bit Multiplier using Radix-32 ..... 33-37  
*Sangeeta Nakhate & Manish Bansal*
7. FPGA Based Implementation of 16-bit Multiplier-Accumulator Using Rad. x2 Modified Booth Algorithm and SPST adder using Verilog ..... 39-46  
*Addanki Purna Ramesh & P. Koteswara Rao*
8. Exploration and Design of SAR Logic for Low Power High Speed SAR ADC ..... 47-54  
*A.R. Kasetwar & V.G. Nazre*
9. Analysis of AlGaIn/GaN based HEMT Device for MMIC Design ..... 55-63  
*Balwant Raj & Sukhleen Bindra Narang*
10. FPGA Implementation an Algorithm to Estimate the Proximity of a Moving Target ..... 65-72  
*Ranya Prasanthi Kota, Nagaraja Kumar Pateti & Sneha Ghanate*
11. An Algorithm to Identify a BPSK (Barker) signal & Its Implementation on FPGA ..... 73-78  
*Nagaraja Kumar Pateti, & Bhavya Paladugu*
12. FPGA based Modified Level Crossing Flash Analog-to-Digital Converter ..... 79-83  
*Uchagaonkar Pooja A, Bekanalkar Priyanka A, S.A. Shinde, & R.K. Kamat*
13. A Low to High Voltage Tolerant Level Shifter for Power Minimization ..... 85-89  
*Harpreet Kaur & Arvind Rajput*

