APJ Abdul Kalam Technological University

First Semester M.Tech Degree Examination February 2016

Ernakulam II Cluster

ELECTRONICS AND COMMUNICATION ENGINEERING

Time : 3 hrs. 05EC 6011 - FPGA BA	SED SYSTEM DESIGN	Max. Marks 60
I a) Design a multiplexed 7 segment LED display a frequency is 100 MHz.	system with three segments. As	12 Marks ssume input clock [8]
b) Write Verilog code for parameterised Mod-m	counter.	[4]
II a) Design an FSM based switch de-bouncing c generates a one-clock-cycle enable tick signal.	ircuit. Assume that a free-run	12 Marks ning 15ms timer [6]
b) Design a 20 bit Fibonacci number generator cir	rcuit.	[6]
III a) Write Verilog code to implement UART transr	nitter.	18 Marks . [6]
b) Draw the block diagram, ASMD chart and c three-cycle back-to-back operation.		M controller with [12]
IV a) Design a UART receiving subsystem consist generator, and interface circuit. Assume clock fro	ē	18 Marks second baud rate [15]
b) Draw the block diagram of a 256K-by-16 SRA	М.	[3]
V a) Write Verilog code to design a pixel-generation	n circuit for a 128-by-128 bit m	18 Marks ap. [12]
b) Explain the concept of object-mapped pixel ge		[6]
VI a) Draw timing diagrams of VGA synchronization code to implement VGA synchronization circuit.		18 Marks 1 develop Verilog [12]
b) Write Verilog code for pixel generation of a fo	nt display circuit.	[6]