

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMPUTERS

Volume 9 ♦ Number 1 ♦ January-June 2017

CONTENTS



Noise Elimination using a Bit Cams	1-5
<i>Sundar Srinivas Kuchibhotla & Naga Lakshmi Kalyani Movva</i>	
Design of a Low Power Low Voltage Full Adder	7-10
<i>Swapnadip De, Angsuman Sarkar & C.K. Sarkar</i>	
High Performance Pipelined Signed 64x64-Bit Multiplier using Radix-32	11-15
<i>Sangeeta Nakhate, & Manish Bansal</i>	
FPGA Based Implementation of 16-Bit Multiplier-Accumulator using Radix2	17-24
Modified Booth Algorithm and SPST Adder using Verilog <i>Addanki Purna Ramesh, & P. Koteswara Rao</i>	
Exploration and Design of SAR Logic for Low Power High Speed SAR ADC	25-32
<i>A.R. Kasetwar, & V.G. Nasre</i>	
Analysis of AlGaN/GaN Based HEMT Device for MMIC Design	33-41
<i>Balwant Raj & Sukhleen Bindra Narang</i>	
FPGA Implementation an Algorithm to Estimate the Proximity of a Moving Target	43-50
<i>Ranya Prasanthi Kota, Nagaraja Kumar Pateti, & Sneha Ghanate</i>	
An Algorithm to Identify a BPSK (Barker) Signal & Its Implementation on FPGA	51-56
<i>Nagaraja Kumar Pateti, & Bhavya Paladugu</i>	
FPGA Based Modified Level Crossing Flash Analog-to-Digital Converter	57-61
<i>Uchagaonkar Pooja A, Bekanalkar Priyanka A, S.A. Shinde, & R.K. Kamat</i>	
A Low to High Voltage Tolerant Level Shifter for Power Minimization	63-67
<i>Harpreet Kaur, & Arvind Rajput</i>	
Testing of Combinational Reversible Circuits	69-73
<i>Sirisha Meriga, & A.V.N. Tilak</i>	